スポンサーリンク
Department Of Electronics Engineering And The Institute Of Electronics National Chiao Tung Universit | 論文
- A Hierarchical Criticality-Aware Architectural Synthesis Framework for Multicycle Communication
- Communication Synthesis for Interconnect Minimization Targeting Distributed Register-File Microarchitecture