LEE D. | Department of Electronic and Electrical Engineering, Pohang University of Science and Technology
スポンサーリンク
概要
- LEE D. S.の詳細を見る
- 同名の論文著者
- Department of Electronic and Electrical Engineering, Pohang University of Science and Technologyの論文著者
Department of Electronic and Electrical Engineering, Pohang University of Science and Technology | 論文
- Low-Temperature-Processed Polycrystalline Silicon Thin-Film Transistors Using Titanium Disilicide Contacts for Source and Drain
- Three-Level Charge-Pumping Technique for Grain-Boundary Trap Evaluation in Polysilicon Thin Film Transistors
- Identification of Grain-Boundary Trap Properties Using Three-Level Charge-Pumping Technique in Polysilicon Thin-Film Transistors
- Spatially-Controllable Quantum Well Intermixing with Stripe-Size Dependence in AlGaAs Heterostructures
- A Technique for Extracting Small-Signal Equivalent-Circuit Elements of HEMTs (Special Issue on High-Frequency/speed Devices in the 21st Century)