Chung W | Pohang Univ. Sci. And Technol. Kor
スポンサーリンク
概要
Pohang Univ. Sci. And Technol. Kor | 論文
- Accelerating Relaxation Using Dynamic Error Prediction
- Realizable Reduction of RC Networks with Current Sources for Dynamic IR-Drop Analysis of Power Networks of SoCs
- New Gate Models for Gate-Level Delay Calculation under Crosstalk Effects
- Level Converting Flip-Flops for High-Speed and Low-Power Applications(Papers Selected from 2005 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2005))