Jou Jing-yang | The Department Of Electronics Engineering National Chiao Tung University
スポンサーリンク
概要
- JOU Jing-Yangの詳細を見る
- 同名の論文著者
- The Department Of Electronics Engineering National Chiao Tung Universityの論文著者
The Department Of Electronics Engineering National Chiao Tung University | 論文
- CMOS RFIC : Application to Wireless Transceiver Design (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
- A Variable Partitioning Algorithm of BDD for FPGA Technology Mapping (Special Section on VLSI Design and CAD Algorithms)
- Forward Bias Enhanced Channel Hot Electron Injection for Low-Level Programming Improvement in Multilevel Flash Memory(Integrated Electronics)
- Delay-Optimal Technology Mapping for Hard-Wired Non-Homogeneous FPGAs (Special Section on VLSI Design and CAD Algorithms)