Kai Koji | Institute Of Systems & Information Technologies
スポンサーリンク
概要
関連著者
-
Murakami Kazuaki
The Authors Are With The Department Of Computer Science And Communication Engineering Kyushu Univers
-
Murakami K
Department Of Informatics Kyushu University
-
Kai Koji
Institute Of Systems & Information Technologies
-
KAI Koji
The author is with the Institute of Systems & Information Technologies
-
Inoue K
Kwansei Gakuin Univ. Sanda Jpn
-
Inoue K.
Univ. Tokyo Tokyo Jpn
-
Inoue K
Semiconductor Group System-lsi Div. Mitsubishi Electric Co.
-
Inoue K
Univ. Tokyo Tokyo Jpn
-
Ito Kosei
Graduate School Of Agricultural Science Tohoku University
-
Ohsawa T
The Authors Are With The Department Of Computer Science And Communication Engineering Kyushu Univers
-
OHSAWA Taku
The authors are with the Department of Compute Science and Communication Engineering, Kyushu Univers
-
INOUE Koji
The authors are with the Department of Computer Science and Communication Engineerintg, Kyushu Unive
-
INOUE Akihiko
The authors are with the Department of Computer Science and Communication Engineering, Graduate Scho
-
Murakami Kazuaki
The Department Of Computer Science And Communication Engineering Kyushu University
-
Murakami Kazuaki
Kyushu
-
INOUE Koji
the Department of Internal Medicine and Department of Pathology, Nationasl Kinki-Chuo Hospiatl for C
-
Inoue Akihiko
The Authors Are With The Department Of Computer Science And Communication Engineering Kyushu Univers
-
Inoue Koji
The Department Of Computer Science And Communication Engineering Kyushu University
著作論文
- Evaluating DRAM Refresh Architectures for Merged DRAM/Logic LSIs(Special Issue on Novel VLSI Processor Architectures)
- Analyzing and Reducing the Impact of Shorter Data Retention Time on the Performance of Merged DRAM/Logic LSIs(Special Issue on Novel VLSI Processor Architectures)
- A High-Performance/Low-Power On-Chip Memory-Path Architecture with Variable Cache-Line Size
- Dynamically Variable Line-Size Cache Architecture for Merged DRAM/Logic LSIs
- High Bandwidth, Variable Line-Size Cache Architecture for Merged DRAM/Logic LSIs(Special Issue on Novel VLSI Processor Architectures)