Omura Yasuhisa | Dept.of Electronics Kansai Univ.
スポンサーリンク
概要
関連著者
-
Omura Yasuhisa
Dept.of Electronics Kansai Univ.
-
Omura Yasuhisa
Dept. Of Electronics Faculty Of Engineering Kansai University
-
Tahara Yuki
Dept. Of Electronics Kansai University
-
Omura Yasuhisa
Dept. Of Electronics Kansai University
-
Nakakubo Atsushi
Fujitsu Ltd.
-
Yanagi Shinichiro
Dept. of Electronice, Kansai Univ.
-
Yanagi Shinichiro
Dept. Of Electronice Kansai Univ.
著作論文
- Empirical Quantitative Modeling of Threshold Voltage of Sub-50-nm Double-Gate SOI MOSFET's
- Sub-100-nm Partial-Ground-Plane(PGP) Silicon-on-Insulator (SOI) MOSFET Structure for Radio-Frequency and Digital Applications