Komatsu S | Vlsi Design And Education Center (vdec) The University Of Tokyo

スポンサーリンク

概要

• KOMATSU Satoshiの詳細を見る
• 同名の論文著者
• Vlsi Design And Education Center (vdec) The University Of Tokyoの論文著者

Vlsi Design And Education Center (vdec) The University Of Tokyo | 論文

• Synchronization Verification in System-Level Design with ILP Solvers(System Level Design,VLSI Design and CAD Algorithms)
• Low Power and Fault Tolerant Encoding Methods for On-Chip Data Transfer in Practical Applications(Low Power Methodology, VLSI Design and CAD Algorithms)
• Approaches for Reducing Power Consumption in VLSI Bus Circuits (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
• The AMS Extension to System Level Design Language-SpecC(System Level Design,VLSI Design and CAD Algorithms)
• Synchronization Mechanism for Timed/Untimed Mixed-Signal System Level Design Environment(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)

もっと見る

スポンサーリンク