SHIOZAWA Tsunemichi | NTT Network Innovation Laboratories
スポンサーリンク
概要
関連著者
-
Ito Hideyuki
Ntt Network Innovation Laboratories Ntt Corporation
-
Oguri K
Ntt Communications And Information Lab. Yokosuka‐shi Jpn
-
SHIOZAWA Tsunemichi
NTT Network Innovation Laboratories
-
NAGAMI Kouichi
NTT Network Innovation Laboratories
-
Ito Hideyuki
Ntt Network Innovation Laboratories
-
KONISHI Ryusuke
NTT Network Innovation Laboratories, NTT Corporation
-
Konishi Ryusuke
Ntt Network Innovation Laboratories Ntt Corporation
-
Imlig Norbert
Ntt Network Innovation Laboratories
-
Nakada H
Ntt Network Innovation Laboratories Ntt Corporation
-
Nakamura Y
Kyoto Univ. Kyoto‐shi Jpn
-
NAKADA Hiroshi
NTT Network Innovation Laboratories, NTT Corporation
-
INAMORI Minoru
NTT Network Innovation Laboratories, NTT Corporation
-
OGURI Kiyoshi
the Department of Computer and Information Sciences, Nagasaki University
-
NAGAMI Kouichi
The authors are with NTT Optical Networking Systems Laboratories
-
OGURI Kiyoshi
The authors are with NTT Optical Networking Systems Laboratories
-
SHIOZAWA Tsunemichi
The authors are with NTT Optical Networking Systems Laboratories
-
ITO Hideyuki
The authors are with NTT Optical Networking Systems Laboratories
-
KONISHI Ryusuke
The authors are with NTT Optical Networking Systems Laboratories
-
ITO Hideyuki
NTT Information and Communication Systems Laboratories
-
NAGAMI Kouichi
NTT Information and Communication Systems Laboratories
-
SHIOZAWA Tsunemichi
NTT Information and Communication Systems Laboratories
-
OGURI Kiyoshi
NTT Information and Communication Systems Laboratories
-
NAKAMURA Yukihiro
NTT Information and Communication Systems Laboratories
-
Inamori M
Ntt Network Innovation Laboratories Ntt Corporation
-
Nakada Hiroshi
Ntt Network Innovation Laboratories Ntt Corporation
著作論文
- Programmable Dataflow Computing on PCA (Special Section on VLSI Design and CAD Algorithms)
- Plastic Cell Architecture : A Scalable Device Architecture for General-Purpose Reconfigurable Computing(Special Issue on Novel VLSI Processor Architectures)
- Inverter Reduction Algorithm for Super Fine-Grain Parallel Processing (Special Section of Selected Papers from the 9th Karuizawa Workshop on Circuits and Systems)