CHIHARA Takanori | Faculty of System Design, Tokyo Metropolitan University

スポンサーリンク

概要

• CHIHARA Takanoriの詳細を見る
• 同名の論文著者
• Faculty of System Design, Tokyo Metropolitan Universityの論文著者

Faculty of System Design, Tokyo Metropolitan University | 論文

• Note on programmable on-product clock generation (OPCG) circuitry for low power aware delay test (ディペンダブルコンピューティング)
• Study on Test Data Reduction Combining Illinois Scan and Bit Flipping
• A parameter memorization-free lossless data hiding method with flexible payload size
• Encryption of Composite Multimedia Contents for Access Control(Image,Multimedia and Mobile Signal Processing)
• An Efficient Reversible Image Authentication Method

もっと見る

スポンサーリンク