CMOS Driver for Heavy-Load Flat-Panel Scan-Line Circuit Based on Complementary Dual-Bootstrap

スポンサーリンク

概要

• 論文の詳細を見る

• This paper, presents a high-speed full swing driver for a heavy-load flat-panel scan-line circuit. The high driving capability is achieved using the proposed Complementary Dual-Bootstrap (CDUB) technique. The scan-line CDUB driver was fabricated in a 0.35-µm CMOS technology. The measured results, under the flat-panel scan-line load model, indicate that the delay time is within 2.8µs and the average power is 0.74mW for a 5V supply voltage.

著者

• KUO Po-Yo

  National Yunlin University of Science & Technology

• LAI Hsin-Chi

  NCUE

• YI Shu-Chung

  NCUE

• LIN Zhi-Ming

  NCUE

関連論文

• CMOS Driver for Heavy-Load Flat-Panel Scan-Line Circuit Based on Complementary Dual-Bootstrap

スポンサーリンク