Deadlock-free XY-YX router for on-chip interconnection network
スポンサーリンク
概要
- 論文の詳細を見る
Specifically, based on the observation that a response is always preceded by a request in multi-processor SoCs, this letter proposes a novel deadlock-free XY-YX router for on-chip network performance improvement. In order to avoid deadlock, we add additional physical channels in the horizontal direction and optimize the priority of output channel allocation. Simulation results show the enhancement in the throughput of an NoC.
- The Institute of Electronics, Information and Communication Engineersの論文
著者
-
Lee Seung
Dept. Of Electronic Engineering And Interdisciplinary Program Of Integrated Biotechnology Sogang Uni
-
Jeong Yeong
Dept. of Electronic Engineering, Seoul National Univ. of Science and Technology
関連論文
- An 8b 220 MS/s 0.25μm CMOS Pipeline ADC with On-Chip RC-Filter Based Voltage References(Electronic Circuits)
- Deadlock-free XY-YX router for on-chip interconnection network