Circuit and System Design Guidelines for Ultra-low Power Sensor Nodes
スポンサーリンク
概要
- 論文の詳細を見る
Designing an ultra-low power sensor node requires careful consideration of the system-level energy budget. Depending on applications, various components can dominate total energy. In this paper, we review three different system energy budget scenarios where any of the microprocessor, memory, and timer of a sensor node can dominate the energy budget. The design space and corresponding trade-offs for these three components are explored to suggest guidelines for the design of ultra-low power sensor nodes.
著者
-
Sylvester Dennis
Department Of Eecs University Of Michigan
-
Sylvester Dennis
Department of Electrical Engineering and Computer Science, University of Michigan
-
LEE YOONMYUNG
Department of Electrical Engineering and Computer Science, University of Michigan
-
YOON DONGMIN
Department of Electrical Engineering and Computer Science, University of Michigan
-
KlM YEJOONG
Department of Electrical Engineering and Computer Science, University of Michigan
-
Blaauw David
Department of Electrical Engineering and Computer Science, University of Michigan
関連論文
- A Double-Gate Tunneling Field-Effect Transistor with Silicon-Germanium Source for High-Performance, Low Standby Power, and Low Power Technology Applications
- A Physics-based Compact Model for I-MOS Transistors
- Circuit and System Design Guidelines for Ultra-low Power Sensor Nodes