Area-efficient FFT processor for MIMO-OFDM based SDR systems
スポンサーリンク
概要
- 論文の詳細を見る
In this letter, an area-efficient FFT processor is proposed for MIMO-OFDM based SDR systems. The proposed FFT processor can support variable lengths of 64, 128, 256, 512, 1024, 1536 and 2048. By reducing the required number of non-trivial multipliers with a mixed-radix algorithm, the complexity of the proposed FFT processor is dramatically decreased. The proposed FFT processor was designed in a hardware description language (HDL) and synthesized to gate-level circuits using a 0.13µ<I>m</I> CMOS standard cell library. With the proposed architecture, the gate count for the proposed FFT processor is 78.8K and the size of memory is 393.22Kbits, which are reduced by 40.9% and 19.7%, respectively, compared with the 4-channel radix-2 single-path delay feedback (R2SDF) with the 4-channel radix-3 SDF (R3SDF) FFT processor. Also, compared with the 4-channel radix-2 multi-path delay commutator (R2MDC) with the 4-channel R3SDF FFT processor, it is shown that the gate count and memory size are reduced by 33.8% and 18.5%, respectively.
著者
-
Lee Seongjoo
Department of Information and Communication Engineering, Sejong University
-
Jung Yunho
School Of Electronics Telecommunication And Computer Engineering Korea Aerospace University
-
Jung Yunho
School of Electronics, Telecommunication and Computer Eng., Korea Aerospace University
-
Jang Soohyun
School of Electronics, Telecommunication and Computer Eng., Korea Aerospace University
-
Yang Gijung
School of Electronics, Telecommunication and Computer Eng., Korea Aerospace University
-
Lee Seongjoo
Department of Information and Communication Eng., Sejong University
関連論文
- Efficient motion vector prediction scheme for high speed motion estimation in H.264/AVC
- High-speed multicarrier transmission scheme for implantable medical devices
- Efficient List Extension Algorithm Using Multiple Detection Orders for Soft-Output MIMO Detection
- Area-efficient FFT processor for MIMO-OFDM based SDR systems