Low complexity state metric compression technique in turbo decoder
スポンサーリンク
概要
- 論文の詳細を見る
A novel compression technique for modulo-normalized state metrics in turbo decoder is presented. This technique performs the compression dynamically according to the range of state metrics. The framework of the compression circuit is given. BER performances for several turbo decoders are simulated. Implementation results show that the proposed technique needs only 25.2% logic gates and 77.5% memory bits of the existing method with same BER performance loss and much shorter critical path for eight state turbo codes. For four state turbo codes, 30.1% logic gates and 75% memory bits are required.
著者
-
Zhou Xiaofang
State Key Lab Of Asic And System Fudan University
-
Sobelman Gerald
Dept. Of Electrical And Computer Engineering University Of Minnesota
-
Zhou Xiaofang
State Key Laboratory of ASIC & System, Fudan university
-
Yang Qingqing
State Key Laboratory of ASIC & System, Fudan university
-
Li Xinxin
State Key Laboratory of ASIC & System, Fudan university
-
Li Xinxin
State Key Laboratory of ASIC & System, Fudan university
-
Yang Qingqing
State Key Laboratory of ASIC & System, Fudan university
関連論文
- Implementations of FFT and STBD for MIMO-OFDM on a Reconfigurable Baseband Platform
- Low complexity state metric compression technique in turbo decoder