An FPGA-Based Information Detection Hardware System Employing Multi-Match Content Addressable Memory

スポンサーリンク

概要

• 論文の詳細を見る

• A new information detection method has been proposed for a very fast and efficient search engine. This method is implemented on hardware system using FPGA. We take advantages of Content Addressable Memory (CAM) which has an ability of matching mode for designing the system. The CAM blocks have been designed using available memory blocks of the FPGA device to save access times of the whole system. The entire memory can return multi-match results concurrently. The system operates based on the CAMs for pattern matching, in a parallel manner, to output multiple addresses of multi-match results. Based on the parallel multi-match operations, the system can be applied for pattern matching with various required constraint conditions without using any search principles. The very fast multi-match results are achieved at 60ns with the operation frequency 50MHz. This increases the search performance of the information detection system which uses this method as the core system.

著者

• SOWA Masahiro

  University of Electro-Communications

• LE Duc-Hung

  University of Electro-Communications

関連論文

• D-6-8 Hybrid Compiler-Controlled Self-Adjustable Parallelism-Independent Scheduling Algorithm for Cluster of Workstations
• An FPGA-Based Information Detection Hardware System Employing Multi-Match Content Addressable Memory

スポンサーリンク