A New folding & interpolating ADC structure with reduced DNL/INL
スポンサーリンク
概要
- 論文の詳細を見る
A new structure of Folding and Interpolating (F&I) ADC with reduced DNL/INL for low-resolution high-speed applications is presented, which resolves multiple-bits from linear region of each fold to decrease interpolating factor (FI) to two. It is analytically shown that by reducing FI to two, DNL/INL due to systematic mismatch of current-mode interpolators is decreased, and the inherent unsystematic DNL of F&I ADCs is almost eliminated. A 6-bit 960MS/sec ADC in 0.18um CMOS process with 1.8V supply voltage is designed based on this structure. Results show an SNDR of 31.5dB, power dissipation of 88mW, while DNL/INL is below 0.35/0.4LSB.
著者
-
Mortazavi Seyed
Microelectronics Laboratory, Tarbiat Modares University
-
Mortazavi Seyed
Microelectronics Lab., Tarbiat Modares University
-
Nabavi Abdolreza
Microelectronics Laboratory, Tarbiat Modares University
-
Nabavi Abdolreza
Microelectronics Lab., Faculty of Electrical and Computer Engineering, Tarbiat Modares University
関連論文
- Highly linear Post Distortion Cancellation common-gate Gilbert-mixer in Ku-band
- Digital predistortion based on frequency domain estimation for OFDM systems with low complexity loop delay compensation
- A merged LNA and mixer with improved noise figure and gain for software defined radio applications
- A New folding & interpolating ADC structure with reduced DNL/INL
- High-accuracy Comparator-Based Switched-Capacitor structure
- Ultra-wideband CMOS low noise amplifier with Flat Gain