Identification Method of Parasitic Inductances in a Power Electronics Circuit Board using TDR

スポンサーリンク

概要

• 論文の詳細を見る

• Accurate identification of parasitic parameters on a printed circuit board (PCB) and establishment of an effective design method by considering the parasitic components in a power electronics circuit will become major technological issues to increase the power density of power converters. This study focuses on time domain reflectometry (TDR) method in order to identify and to measure the value of parasitic elements on the PCB in which circuit components are closely mounted. A printed circuit board for high power density converter can be effectively designed by using measured value of parasitic parameters. In this paper, two-step measuring method of measuring multiple parasitic inductances of those existing on a buck chopper PCB is proposed. In this method, a discrimination of the location of parasitic elements is identified on the first step, and the values of each parasitic component are measured on the second step. The accuracy of the measured parasitic inductances is verified through the comparison of experimental and simulation results.

著者

• Shimizu Toshihisa

  Tokyo Metropolitan University

• Hashino Satoshi

  Tokyo Metropolitan University

関連論文

• Identification Method of Parasitic Inductances in a Power Electronics Circuit Board using TDR
• Discussion on AC Filter Inductor Loss in a PWM Inverter
• Calculation of Motor Surge Voltage under the use of a Surge Suppression Cable
• Identification Method of Parasitic Inductances in a Power Electronics Circuit Board using TDR

スポンサーリンク