Implementation of a multi-rate and multi-size LDPC decoder
スポンサーリンク
概要
- 論文の詳細を見る
A fully reconfigurable architecture of a LDPC (low-density parity check) decoder for IEEE 802.11n system is proposed in this paper. This architecture can be operated in 12 kinds of modes specified in IEEE 802.11 system. Under the proposed architecture, memory usage and hardware complexity obviously improved, as compared with the other research works. Furthermore, the proposed decoder also able to support multi-rate and multi-size LDPC codes decoding. The proposed decoder was implemented in UMC 0.18µm CMOS technology. The maximum operating frequency is measured 200MHz and the corresponding power dissipation is 691.23mW and total area is 4.61mm2.
論文 | ランダム
- 症例 開腹歴のない妊娠26週の妊婦に発症した絞扼性イレウスの1例
- 胸部食道早期癌根治術後に発生した異時性頸部食道小細胞癌の1例
- 乳癌組織におけるCD68陽性細胞の集積と血管新生、Thymidine Phosphorylase発現との関係
- C-12-15 負性ソースデジェネレーション抵抗 gm アンプを用いた超広帯域可変 CMOS Gm-C フィルタ
- リテラシー実践分析における新たな視座の一考察 : ケニアの成人リテラシー・センターを事例に