Implementation of a multi-rate and multi-size LDPC decoder
スポンサーリンク
概要
- 論文の詳細を見る
A fully reconfigurable architecture of a LDPC (low-density parity check) decoder for IEEE 802.11n system is proposed in this paper. This architecture can be operated in 12 kinds of modes specified in IEEE 802.11 system. Under the proposed architecture, memory usage and hardware complexity obviously improved, as compared with the other research works. Furthermore, the proposed decoder also able to support multi-rate and multi-size LDPC codes decoding. The proposed decoder was implemented in UMC 0.18µm CMOS technology. The maximum operating frequency is measured 200MHz and the corresponding power dissipation is 691.23mW and total area is 4.61mm2.
論文 | ランダム
- 語り口の問題--ユダヤ人問題とはわれわれにとって何か
- 旅行--列島感覚のテイク・オフ (昭和と日本人-3-)
- リンボ-ダンスからの眺め--境界論の試み (日本人よ,「日本」にこだわるな)
- ロシア沿海地方、ウラジオストク市の住宅市場 (特集 シベリア・ランドブリッジの未来)
- 柔らかい個人主義 硬い個人主義 (問われる80年代日本のアイデンティティ)