Implementation of a multi-rate and multi-size LDPC decoder
スポンサーリンク
概要
- 論文の詳細を見る
A fully reconfigurable architecture of a LDPC (low-density parity check) decoder for IEEE 802.11n system is proposed in this paper. This architecture can be operated in 12 kinds of modes specified in IEEE 802.11 system. Under the proposed architecture, memory usage and hardware complexity obviously improved, as compared with the other research works. Furthermore, the proposed decoder also able to support multi-rate and multi-size LDPC codes decoding. The proposed decoder was implemented in UMC 0.18µm CMOS technology. The maximum operating frequency is measured 200MHz and the corresponding power dissipation is 691.23mW and total area is 4.61mm2.
論文 | ランダム
- 河川自流量の有効利用を目的とした調整池の運用
- ビニールハウスにおけるトマトのロックウール栽培と消費水量
- 水田大区画化が初期用水量に与える影響
- マルチが蒸発散, 土壌水分, 地温, 根群分布に及ぼす影響
- マルチが蒸発抑制, 土壌水分と地温の動態に与える影響