Checker Generation of Assertions with Local Variables for Model Checking

スポンサーリンク

概要

• 論文の詳細を見る

• To perform functional formal verification, model checking for assertions has attracted attentions. In SystemVerilog, assertions are allowed to include "local variables", which are used to store and refer to data values locally within assertions. For the purpose of model checking, a finite automaton called "checker" is generated. In the previous approach for checker generation by Long and Seawright, the checker introduces new state variables corresponding to a local variable. The number of the introduced state variables for each local variable, is linear to the size of a given assertion. In this paper, we show an algorithm for checker generation in order to reduce the number of the introduced state variables. In particular, our algorithm requires only one such variable for each local variable. We also show experimental results on bounded model checking for our algorithm compared with the previous work by Long and Seawright.

• Information and Media Technologies 編集運営会議の論文

著者

• Takeuchi Sho

  Osaka University

• Hamaguchi Kiyoharu

  Osaka University

• Kashiwabara Toshinobu

  Osaka University

関連論文

• Checker Generation of Assertions with Local Variables for Model Checking
• Symbolic Discord Computation for Efficient Analysis of Message Sequence Charts
• Power Efficient Design of Arithmetic Circuits Based on Embedded Memory Blocks in FPGA
• Checker Generation of Assertions with Local Variables for Model Checking

スポンサーリンク