A Case Study: Energy Efficient High Throughput Chip Multi-Processor Using Reduced-complexity Cores for Transaction Processing Workload
スポンサーリンク
概要
- 論文の詳細を見る
The pursuit of instruction-level parallelism using more transistors produces diminishing returns and also increases power dissipation of general purpose processors. This paper studies a chip multi-processor (CMP) with smaller processor cores as a means to achieve high aggregate throughput and improved energy efficiency. The benefit of this design approach increases as the number of cores on a chip increases, as enabled by semiconductor process scaling. The feasibility of a processor core 40% of the size of a baseline high performance processor that delivers about 70% of its performance is shown. The CMP populated by smaller cores to fill the same silicon area delivers 2.3 times higher performance in transaction processing represented by TPC-C benchmarks than the baseline processor scaled into the same technology. The CMP also achieves 38% higher energy efficiency.
論文 | ランダム
- ベトナム民家の伝統的木造架構にみられる仕口の技法について, 山田幸正, チャンティクェハー, 藤田香織, 355
- 6.秋落水田土壌の二価鉄生成について(関東支部講演会講演要旨)
- 34.牧野の土壌調査 : 那須大谷牧野における植生と二・三の土壌理化学性について(関東支部講演会講演要旨)
- 225.湛水期における水田土壌断面の変化について(第2報)
- 224.湛水期における水田土壌断面の変化について(第1報)