Testing for the Programming Circuit of SRAM-Based FPGAs
スポンサーリンク
概要
- 論文の詳細を見る
he programming circuit of SRAM-based FPGAs consists of two shift registers, a control circuit and a configuration memory (SRAM) cell array. Because the configuration memory cell array can be easily tested by conventional test methods for RAMs, we focus on testing for the shift registers. We first derive test procedures for the shift registers, which can be done by using only the faculties of the programming circuit, without using additional hardware. Next, we show the validness of the test procedures. Finally, we show an application of the test procedures to test Xilinx XC4025.
- 電子情報通信学会(IEICE)の論文
- 1999-06-20
電子情報通信学会(IEICE) | 論文
- Throughput Improvement with Discrete Pilot Signal Assignment and Iterative Channel Identification for MQRD-PCM/OFDM
- A Self-Test of Dynamically Reconfigurable Processors with Test Frames
- An Architecture of Embedded Decompressor with Reconfigurability for Test Compression
- A Hybrid Greedy Routing with Location Information for Mobile Ad Hoc Networks
- Route-Split Routing Resilient to Simultaneous Failure for Mobile Ad Hoc Networks