A Relay Drive Circuit for a Safe Operation Order
スポンサーリンク
概要
- 論文の詳細を見る
A fail-safe relay drive circuit, which outputs only under no-malfunction situations and which outputs to two relays with some time difference to avoid the common mode failure of the welding of contacts, is proposed. The output and the correct safe timing of driving/de-driving the relays are achieved by CMOS inverters and linear regulators, as well as the relay drive circuit with constant output voltage by a transformer.
- 一般社団法人電子情報通信学会の論文
- 2012-12-13
著者
-
Hirao Yuji
Nagaoka University Of Technology
-
DEEON Sansak
Nagaoka University of Technology
-
Tanaka Kiyoshi
Tri Engineering Corporation
関連論文
- A Fail-safe Counter and its Application to Low-speed Detection
- Low-speed Detection by a Fail-safe Counter
- A Relay Drive Circuit for a Safe Operation Order and its Fail-safe Measures
- A Relay Drive Circuit for a Safe Operation Order (安全性)
- A Relay Drive Circuit for a Safe Operation Order
- A Relay Drive Circuit for a Safe Operation Order and its Fail-safe Measures