論理回路シミュレーションによるCMOS符号誤り率測定回路の基本検討
スポンサーリンク
概要
- 論文の詳細を見る
Bit error rate detection (ED) circuits which are installed in the receiver side, are employed to evaluate transmissionproperties of the optical communication systems. Although very expensive, these measuring circuits have been usedcompound semiconductor devices as GaAsMESFETs to get high-speed operation. This time, the examination circuitsof the ED circuits are applied to economic CMOSFETs, which have lower power consumption and expected to havehigh-speed operation by shortening those channel length. The basic functions of the ED circuits which includesynchronization, error counting, and monitoring control of out-synchronization are investigated through the logicalcircuit simulations on PSPICE. The operations of the ED circuits employed CMOSFETs are confirmed through thelogical circuit simulations.
- 東京都立産業技術高等専門学校の論文
東京都立産業技術高等専門学校 | 論文
- 電磁圧接および電磁成形用空芯トランスの特性
- 回転と直動の二自由度駆動が可能なモータの試作
- 中国の軽型電動車事情
- フロケの定理に基づくFDTD法による導波管フィルタの設計法の検討
- FDTD法と多倍長精度計算法による完全導体円板の電流分布計算