A hybrid CMOS/CCD ISAS (Image Signal Accumulation Sensor): technical feasibility (情報センシング)
スポンサーリンク
概要
- 論文の詳細を見る
A new ultra-high-speed image sensor "Hybrid CMOS/CCD ISAS" is presented. ISAS stands for "Image Signal Accumulation Sensor". A folded CCD is installed in each pixel, which serves as an in-situ memory for parallel recording at all pixels. The CCD is looped so that image signals captured at plural of capturing operations are automatically accumulated on the memory CCD. A CMOS readout circuitry is also installed in the pixel for fast and flexible signal readout. By directly reading out signals through the CMOS readout circuit without recording them in the in-pixel CCD memory, the sensor works as a conventional parallel and partial readout high-speed imager as well. A set of Z-shaped electrodes is proposed to fold the CCD and fabricate it with a standard CMOS process. Therefore, the sensor can be fabricated solely with a CIS process. Technical feasibility of the sensor is confirmed through simulations.
- 2011-05-20
著者
-
ARAI Masatoshi
J-PARC Center, JAEA
-
Dao Vu
School Of Science And Engineering Kinki University
-
ETOH Takeharu
School of Science and Engineering, Kinki University
-
TAKEHARA Kohsei
School of Science and Engineering, Kinki University
-
NGUYEN H.
School of Science and Engineering, Kinki University
-
Nishi Kenji
Kinki University Technical College
-
KURETA Masatoshi
JAEA
-
SEGAWA Mariko
JAEA
-
Arai Masatoshi
J-parc
-
Takehara Kohsei
School Of Science And Engineering Kinki University
-
Etoh Takeharu
School Of Science And Engineering Kinki University
-
Nguyen H.
School Of Science And Engineering Kinki University
関連論文
- Lattice Dynamics of LaFeAsO_F_x and PrFeAsO_ via Inelastic X-Ray Scattering and First-Principles Calculation(Condensed matter: electronic structure and electrical, magnetic, and optical properties)
- A hybrid CMOS/CCD ISAS (Image Signal Accumulation Sensor): technical feasibility (情報センシング)
- Evolution of Ultra-High-Speed CCD Imagers