Vision Chip Architecture for Detecting Line of Sight Including Saccade(<Special Section>Novel Device Architectures and System Integration Technologies)

スポンサーリンク

概要

• 論文の詳細を見る

• Rapid eye motion, or so called saccade, is a very quick eye motion which always occurs regardless of our intention. Although the line of sight (LOS) with saccade tracking is expected to be used for a new type of computer-human interface, it is impossible to track it using the conventional video camera, because of its speed which is often up to 600 degrees per second. Vision Chip is an intelligent image sensor which has the photo receptor and the image processing circuitry on a single chip, which can process the acquired image information by keeping its spatial parallelism. It has also the ability of implementing the very compact integrated vision system. In this paper, we describe the vision chip architecture which has the capability of detecting the line of sight from infrared eye image, with the processing speed supporting the saccade tracking. The vision chip described here has the pixel parallel processing architecture, with the node automata for each pixel as image processing. The acquired image is digitized to two flags indicating the Purkinje's image and the pupil by comparators at first. The digitized images are then shrunk, followed by several steps of expanding by node automata located at each pixel. The shrinking process is kept executed until all the pixels disappear, and the pixel disappearing at last indicates the center of the Purkinje's image and the pupil. This disappearing step is detected by the projection circuitry in pixel circuit for fast operation, and the coordinates of the center of the Purkinje's image and the pupil are generated by the simple encoders. We describe the whole architecture of this vision chip, as well as the pixel architecture. We also describe the evaluation of proposed algorithm with numerical simulation, as well as processing speed using FPGA, and improvement in resolution using column parallel architecture.

• 社団法人電子情報通信学会の論文
• 2006-11-01

著者

• Akita Junichi

  Kanazawa University

• Kitagawa Akio

  Kanazawa University

• Akita Junichi

  Kanazawa Univ. Kanazawa‐shi Jpn

• Takagi Hiroaki

  Kanazawa University

• Nagasaki Takeshi

  Future University-hakodate

• TODA Masashi

  Future University-Hakodate

• KAWASHIMA Toshio

  Future University-Hakodate

• KITAGAWA Akio

  Future University-Hakodate

• Toda Masashi

  Future University Hakodate

• Masashi Toda

  Future University-Hakodate

• Takeshi Nagasaki

  Future University-Hakodate

• Toshio Kawashima

  Future University-Hakodate

関連論文

• A rectifier structure for UHF RFID transponder with high efficiency
• 3P318 兵隊ガニ、Mictyris brevidactylusの群れモデル(非平衡・生体リズム,第48回日本生物物理学会年会)
• Column-Parallel Vision Chip Architecture for High-Resolution Line-of-Sight Detection Including Saccade(Image Sensor/Vision Chip,VLSI Technology toward Frontiers of New Market)
• Vision Chip Architecture for Detecting Line of Sight Including Saccade(Novel Device Architectures and System Integration Technologies)
• Flexible Network System for Ubiquitous Computing Using Fabric Material(14:40 Poster Session 2 (Community Computing Networks 1))
• 3P322 Scale-free proportion in new flock and/or swarm model(Nonequilibrium state & Biological rhythm,The 48th Annual Meeting of the Biophysical Society of Japan)

スポンサーリンク