Level-3 BLAS and LU Factorization on a Matrix Processor(Numerical Computation)
スポンサーリンク
概要
- 論文の詳細を見る
As increasing clock frequency approaches its physical limits, a good approach to enhance performance is to increase parallelism by integrating more cores as coprocessors to generalpurpose processors in order to handle the different workloads in scientific, engineering, and signal processing applications. In this paper, we propose a many-core matrix processor model consisting of a scalar unit augmented with b×b simple cores tightly connected in a 2D torus matrix unit to accelerate matrix-based kernels. Data load/store is overlapped with computing using a decoupled data access unit that moves bxb blocks of data between memory and the two scalar and matrix processing units. The operation of the matrix unit is mainly processing fine-grained b×b matrix multiply-add (MMA) operations. We formulate the data alignment operations including matrix transposition and skewing as MMA operations in order to overlap them with data load/store. Two fundamental linear algebra algorithms are designed and analytically evaluated on the proposed matrix processor: the Level-3 BLAS kernel, GEMM, and the LU factorization with partial pivoting, the main step in solving linear systems of equations. For the GEMM kernel, the maximum speed of computing measured in FLOPs/cycle is approached for different matrix sizes, n, and block sizes, b. The speed of the LU factorization for relatively large values of n ranges from around 50-90% of the maximum speed depending on the model parameters. Overall, the analytical results show the merits of using the matrix unit for accelerating the matrix-based applications.
- 一般社団法人情報処理学会の論文
- 2008-03-15
著者
-
Sedukhin Stanislav
Department Of Information Systems The University Of Aizu
-
ZEKRI AHMED
Department of Information Systems, The University of Aizu
-
Zekri Ahmed
Department Of Information Systems The University Of Aizu
-
SEDUKHIN Stanislav
Department of Computer Software, Distributed Parallel Processing Laboratory, The University of Aizu
関連論文
- Level-3 BLAS and LU Factorization on a Matrix Processor(Numerical Computation)
- Design of Array Processors for 2-D Discrete Fourier Transform (Special Issue on Parallel and Distributed Supercomputing)
- 広域MPI用の局所性を考慮した接続管理とランク割当て(グリッド)
- Level-3 BLAS and LU Factorization on a Matrix Processor
- Level-3 BLAS and LU Factorization on a Matrix Processor