分割可能バス付きプロセッサアレイの計算能力

スポンサーリンク

概要

• 論文の詳細を見る

• Buses of various types have been proposed for augmenting the computational power of a processor array, which is an attractive model for VLSI implementation. In this paper, we demonstrate the relative power of a processor array with separable buses (PASft) by simulations. Results obtained show that the PAS5 is as powerful as a processor array with concurrent writable buses (PARE), and as a Priority CRCW PRAM when a polynomially bounded number of processors are used. It is also proved that the PASfc is more powerful than a processor array with multiple buses (PAMB). Finally, we mention that a two-dimensional PARB is more powerful than the PASft from the known relation between the CRCW PRAM and the PARB.

• 神戸大学の論文
• 2004-07-31

著者

• 前場 隆史

  神戸大学 海事科学部

関連論文

• D-6-5 ビット単位で分割可能なバスによる優先解消同時送信の実現(D-6.コンピュータシステムA(アーキテクチャ),一般講演)
• 分割可能バス付きプロセッサアレイの計算能力
• D-6-12 3-cubeに基づく再帰構造プロセッサネットワーク(D-6. コンピュータシステム)

スポンサーリンク