A Design of Modular Multiplier Based on Multi-precision Carry Save Adder
スポンサーリンク
概要
- 論文の詳細を見る
A modular multiplier based on multi-precision CSA(Carry Save Adder) is presented for increasing the speed and reducing the cost of hardware implementation. The proposed multiplier is composed of m=n / b CPAs(Carry Propagation Adder) for a modular multiplication with n-bit integers, where b is the number of FA(Full Adder) in a CPA. Each CPA produces a carry and b-bit sums for one clock cycle. In addition, the intermediate results are saved in CSA form representation, which needs additional clock cycles for converting to the normal data form. The new multiplier requires only (n+m) clock cycles to output final results. The proposed multiplier takes about 84ms to complete a 512-bit RSA encryption(decryption) at 5MHz clock.
- 社団法人電子情報通信学会の論文
- 2000-01-25
著者
-
Ha Jae-cheol
Dept.of Computer And Information Korea Nazarene Univ. Chonan
-
Moon Sang-Jae
School of Electronic and Electrical Eng., Kyungpook National Univ., Taege
-
Moon Sang-jae
School Of Electronic And Electrical Eng. Kyungpook National Univ. Taege