Implementation of a Two-Step SOVA Decoder with a Fixed Scaling Factor(Wireless Communication Technology)

スポンサーリンク

概要

• 論文の詳細を見る

• Two implementation schemes for a two-step SOVA (Soft Output Viterbi Algorithm) decoder are proposed arid verified in a chip. One uses the combination of trace back (TB) logic to find the survivor state and double trace back logic to find the weighting factor of a two-step SOVA. The other is that the reliability values are divided by a scaling factor in order to compensate for the distortion brought by overestimating those values in SOVA. We introduced a fixed scaling factor of 0.25 or 0.33 for a rate 1/3 and designed an 8-state Turbo decoder with a 256-bit frame size to lower the reliability values. The implemented architecture of the two-step SOVA decoder allows important savings in area and high-speed processing compared with the one-step SOVA decoder using register exchange (RE) or trace-back (TB) method. The chip is fabricated using 0.65μm gate array at Samsung Electronics and it shows higher SNR performance by 2dB at the BER 10^4 than that of a two-step SOVA decoder without a scaling factor.

• 社団法人電子情報通信学会の論文
• 2003-06-01

著者

• Choi Jun-rim

  Faculty Of The School Of Electrical Engineering Kyungpook National University

• KWON Taek-Won

  School of Electrical Engineering, Kyungpook National University

• Kwon Taek-won

  School Of Electrical Engineering Kyungpook National University

関連論文

• Implementation of a Two-Step SOVA Decoder with a Fixed Scaling Factor(Wireless Communication Technology)

スポンサーリンク