Advanced Characterization Method for Sub-Micron DRAM Cell Transistors (Special Issue on Microelectronic Test Structures)
スポンサーリンク
概要
- 論文の詳細を見る
An advanced characterization method for submicron DRAM cell transistors has been proposed for the analysis of transistor test structures using memory cell patterns. When the actual memory cell layout is used as a test structure, the parasitic source and drain resistance of the test structure affected conventional transistor parameters such as threshold voltage. To solve this problem, reduced drain current measurement methods have been proposed to suppress the parasitic resistance voltage drop. In these measurements, two new transistor parameters, V_<goff> and V_<gsat>, have been proposed which are related to off-leakage and full writing, respectively. These parameters are found to be good parameters for monitoring DRAM bit failures. A new threshold voltage measurement methodology has also been proposed for test structures with high parasitic resistance.
- 社団法人電子情報通信学会の論文
- 1999-04-25