High Speed DRAMs with Innovative Architectures (Special Section on High Speed and High Density Multi Functional LSI Memories)

スポンサーリンク

概要

• 論文の詳細を見る

• The newly developed high speed DRAMs are introduced and their innovative circuit techniques for achieving a high data bandwidth are described; the synchronous DRAM, the cache DRAM and the Rambus DRAM. They are all designed to fill the performance gap between MPUs and the main memory of computer systems, which will deverge in '90s. Although these high speed DRAMs have the same purpose to increase the data bandwidth, their approaches to accomplish it is different, which may in turn lead to some advantages or disadvantages as well as their fields of applications. The paper is intended not only to discuss them from technical overview, but also to be a guide to DRAM users when choosing the best fitting one for their systems.

• 1994-08-25

著者

• Ohshima Shigeo

  The Memory Engineering Department Iii Toshiba Corporation

• Furuyama Tohru

  The Memory Engineering Department Iii Toshiba Corporation

関連論文

• High Speed DRAMs with Innovative Architectures (Special Section on High Speed and High Density Multi Functional LSI Memories)

スポンサーリンク