An Iterative Improvement Method for Generating Compact Tests for IDDQ Testing of Bridging Faults(Special Issue on Test and Diagnosis of VLSI)

スポンサーリンク

概要

• 論文の詳細を見る

• IDDQ testing, or current testing, is a powerful method which detects a large class of defects which cause abnormal quiescent current, by measuring the power supply current. One of the problems on IDDQ testing which prevent its full practical use in manufacturing is that the testing speed is slow owing to time-consuming IDDQ measurement. One of the solutions to this problem is test pattern compaction. This paper presents an efficient method for generating a compact test set for IDDQ testing of bridging faults in combinational CMOS circuits. Our method is based on the iterative improvement method. Each of random primary input patterns is iteratively improved through changing its values pin by pin selected orderly, so as to increase the number of newly detected faults in the current yet undetected fault set. While our method is simple and easy to implement, it is efficient. Experimental results for large ISCAS benchmark circuits demonstrate its efficiency in comparison with results of previous methods.

• 社団法人電子情報通信学会の論文
• 1998-07-25

著者

• Shinogi Tsuyoshi

  The Department Of Electrical And Electronic Engineering Faculty Of Engineering Mie University

• HAYASHI Terumine

  the Department of Electrical and Electronic Engineering, Faculty of Engineering, Mie University

• Hayashi Terumine

  The Department Of Electrical And Electronic Engineering Faculty Of Engineering Mie University

関連論文

• An Iterative Improvement Method for Generating Compact Tests for IDDQ Testing of Bridging Faults(Special Issue on Test and Diagnosis of VLSI)

スポンサーリンク