A Hardware Implementation of a Neural Network Using the Parallel Propageted Targets Algorithm (Special Issue on Neurocomputing)
スポンサーリンク
概要
- 論文の詳細を見る
This document describes a proposal for the implementation of a new VLSI neural network technique called Parallel Propagated Targes (PPT). This technique differs from existing techniques because all layers, within a given network, can learn simultaneously and not sequentially as with the Back Propagation algorithm. The Parallel Propagated Target algorithm uses only information local to each layer and therefore there is no backward flow of information within the network. This allows a simplification in the system design and a reduction in the complexity of implementation, as well as acheiving greater efficiency in terms of computation. Since all synapses can be calculated simultaneously it is possible using the PPT neural algorithm, to parallelly compute all layers of a multi-layered network for the first time.
- 社団法人電子情報通信学会の論文
- 1994-04-25
著者
-
Sako Hiroshi
Hitachi Ltd. Kokubunji‐shi Jpn
-
Sako Hiroshi
Hitachi Dublin Laboratory Research & Development Centre Hitachi Europe Ltd. O'reilly Ins
-
Smith Anthony
Hitachi Dublin Laboratory, Research & Development Centre, Hitachi Europe Ltd., O'Reilly Institute
-
Smith Anthony
Hitachi Dublin Laboratory Research & Development Centre Hitachi Europe Ltd. O'reilly Ins
関連論文
- Handwritten Numeral String Recognition : Effects of Character Normalization and Feature Extraction(String Recognition, Document Image Understanding and Digital Documents)
- A Hardware Implementation of a Neural Network Using the Parallel Propageted Targets Algorithm (Special Issue on Neurocomputing)
- A Hierarchical Classification Method for US Bank-Notes(Pattern Discrimination and Classification,Machine Vision Applications)
- A Neurocomputational Approach to the Correspondence Problem in Computer Vision (Special Issue on Neurocomputing)