Reduction of the Number of FPGA Blocks by Maximizing Flexibility of Internal Functions (Special Section on VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we will discuss circuit minimization techniques based on the multiple output capability of FPGA blooks. Since previous methods only consider two independent output functions. we will discuss a more complicated case when the two functions are mutually related. We also discuss a method to maximize flexibility of a specified cell output in the given FPGA block. If a set of possible functions for a cell which will not change the FPGA output function is large, we call that the flexibility of this cell is high. The concept of Sets of Pairs of Functions to be Distinguished (SPFDs) introduced by Yamashita et al. is a powerful tool to minimize a given FPGA circuits. In this paper, an extension of the concept, Priority based SPFDs (PSPFDs) is introduced to maximize the flexibility of output functions realized by such internal cells. By using PSPFDs for our new method, We can utilize the multiple output capability very well. Combination with the previous methods with PSPFDs is also shown to be important. We have implemented these methods and applied them to MCNC benchmarks mapped into 5-variable function blocks. To make a comparison with other methods, we have implemented methods using well-known merging algorithms utilizing the same multiple output capability. Experimental results show that our methods can reduce the number of bloks in the initial circuits by 40% on average. This reduction ratio is 16% higher than that of previous methods.
- 社団法人電子情報通信学会の論文
- 1998-12-25
著者
-
Kambayashi Yahiko
The Department Of Social Informatics Kyoto University
-
KOUDA Takenori
the Department of Information Science, Kyoto University
-
YAMASHITA Shigeru
the NTT Communication Science Laboratories
-
Kouda Takenori
The Department Of Information Science Kyoto University