Mincut Partitioning Acceleration Using Hardware CAD Accelerator TP5000
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a new approach of data pipelining for mincut partitioning acceleration using a parallel computer. When using a parallel computer, it is important to have many processors always active, also the quality of the partitioning must not be sacrificed. Our approach covers both speed and quality. We choose the hardware CAD accelerator TP500O to implement our approach, which consists of dedicated Very Long Instruction Word (VLIW) processors with high-speed interconnections. The TP5000 allows its connections to be reconfigured to optimize the data pipelines. We estimate that the speed of our approach using 10 processors on the TP5000 is 30 times faster than a SPARCStation-10.
- 社団法人電子情報通信学会の論文
- 1995-12-25
著者
-
Sano Masahiro
Fujitsu Ltd.
-
Shimogori Shintaro
FUJITSU LTD.
-
Hirose Fumiyasu
FUJITSU LABORATORIES LTD.
関連論文
- Mincut Partitioning Acceleration Using Hardware CAD Accelerator TP5000
- Integrated Design and Test Assistance for Pipeline Controllers (Special Issue on VLSI Testing and Testable Design)