Characterization and Modeling of Gate-Induced-Drain-Leakage(<Special Section>Microelectronic Test Structures)
スポンサーリンク
概要
- 論文の詳細を見る
We present measurements of Gate-Induced-Drain-Leakage at various temperatures and terminal biases. Besides Band-to-Band tunneling leakage observed at high Drain-to-Gate voltage V_<DG>, we also observed Trap-Assisted-Tunneling leakage current at lower V_<DG>. Based on ISE TCAD simulations of the electric field, we propose analytical models for Band-to-Band and Trap-Assisted Gate-Induced-Drain-Leakage currents suitable for compact modeling.
- 社団法人電子情報通信学会の論文
- 2005-05-01
著者
-
Masson Pascal
L2mp Umr Cnrs 6137 Universite De Provence
-
Dray Alexandre
Stmicroelectronics Central R&d
-
Bouchakour Rachid
L2mp Umr Cnrs 6137 Universite De Provence
-
GILIBERT Fabien
STMicroelectronics, Central R&D
-
RIDEAU Denis
STMicroelectronics, Central R&D
-
AGUT Francois
STMicroelectronics, Central R&D
-
MINONDO Michel
STMicroelectronics, Central R&D
-
JUGE Andre
STMicroelectronics, Central R&D
-
Juge Andre
Stmicroelectronics Central R&d
-
Rideau Denis
Stmicroelectronics Central R&d
-
Agut Francois
Stmicroelectronics Central R&d
-
Minondo Michel
Stmicroelectronics Central R&d
-
Gilibert Fabien
Stmicroelectronics Central R&d:l2mp Umr Cnrs 6137 Universite De Provence