An Enhanced Memory Assignment Scheme for Memory-Based FFT Processor(VLSI Design Technology and CAD)
スポンサーリンク
概要
- 論文の詳細を見る
In this study, we analyze the memory-based architecture of the FFT processor using the radix-4, and propose a novel mechanism that improves the throughput while simultaneously decreasing the area using single-port memories with several banks.
- 社団法人電子情報通信学会の論文
- 2004-11-01
著者
-
Park S‐c
Information And Communications Univ. Daejeon Kor
-
Park Sin-chong
The Bit Engineering Laboratory Pertains To System Integration Technology Institute (siti) Informatio
-
Chang Youn-seog
The Bit Engineering Laboratory Pertains To System Integration Technology Institute (siti) Informatio