Special and Embedded Memory Macrocells for Low-Cost and Low-Power in MPEG Environment (Special Issue on ULSI Memory Technology)

スポンサーリンク

概要

• 論文の詳細を見る

• Special memory and embedded memories used in a newly designed MPEG2 decoder LSI are described. Orthogonal memory, which has a functionality of parallel-to-serial transposition, is employed in a IDCT (Inverse Discrete Cosine Transform) block for small area and low-power. The orthogonal memory realizes the special purpose with 5O% of the area and the power compared with using flip-flop array. FIFO's and other dual-port memories are designed by using a single-port RAM operated twice in one clock cycle to reduce cost. Flip-Flop cell is one of the important memory elements in the MPEG environment, and is also improved for the low-cost optimizing functionality for video processing. The area and power of the fabricated MPEG2 decoder chip are reduced by 20% using these techniques. As for testability, direct test mode is implemented for small area. An instruction RAM is placed outside the pad area in parallel to a normal instruction ROM and activated by Al-masterslice for extensive debugging and an early sampling. Other memory related techniques and the key features of the decoder LSI are also described.

• 社団法人電子情報通信学会の論文
• 1996-06-25

著者

• Matsui Masataka

  Semiconductor Device Engineering Laboratory, Microelectronics Center, Toshiba Corporation

• Sakurai Takayasu

  Semiconductor Device Engineering Laboratory, Microelectronics Center, Toshiba Corporation

• Matsui Masataka

  Semiconductor Device Engineering Laboratory Microelectronics Center Toshiba Corporation

• Matsui Masataka

  Semiconductor Device Engineering Laboratory Toshiba Corporation

• Sakurai T

  Semiconductor Device Engineering Laboratory Toshiba Corporation

• HARA Hiroyuki

  Semiconductor Device Engineering Laboratory, TOSHIBA CORPORATION

• OTOMO Goichi

  Semiconductor Device Engineering Laboratory, TOSHIBA CORPORATION

• SETA Katsuhiro

  Semiconductor Group, TOSHIBA CORPORATION

• Otomo Goichi

  Semiconductor Device Engineering Laboratory Toshiba Corporation

• Seta K

  Toshiba Corp. Semiconductor Co. Kawasaki‐shi Jpn

• Sakurai Takayasu

  Semiconductor Device Engineering Laboratory Microelectronics Center Toshiba Corporation

• Hara Hiroyuki

  Semiconductor Device Engineering Laboratory Toshiba Corporation

• HARA Hiroyuki

  Semiconductor and Storage Products Company, Toshiba Corporation

関連論文

• A 110-MHz/1-Mb Synchronous TagRAM (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))
• Special and Embedded Memory Macrocells for Low-Cost and Low-Power in MPEG Environment (Special Issue on ULSI Memory Technology)
• A Standard-Cell Based On-Chip NMOS and PMOS Performance Monitor for Process Variability Compensation

スポンサーリンク