A High Assurance On-Line Recovery Technology for a Space On-Board Computer(IEICE/IEEE Joint Special Issue on Autonomous Decentralized Systems and Systems' Assurance)
スポンサーリンク
概要
- 論文の詳細を見る
A high assurance on-line recovery technology for a space on-board computer that can be realized using commercial devices is proposed whereby a faulty processor node confirms its normality and then recovers without affecting the other processor nodes in operation. Also, the result of an evaluation test using the breadboard model implementing this technology is reported. Because this technology enables simple and assured recovery of a faulty processor node regardless of its degree of redundancy, it can be applied to various applications, such as a launch vehicle, a satellite, and a reusable launch vehicle. As a result, decreasing the cost of an on-board computer is possible while maintaining its high reliability.
- 社団法人電子情報通信学会の論文
- 2001-10-01
著者
-
Mori Kinji
The Department Of Computer Science In Tokyo Institute Of Technology
-
Fujiwara Teruo
Ihi Aerospace Co. Ltd.
-
YASHIRO Hiroyuki
IHI Aerospace Co., Ltd.
-
Yashiro Hiroyuki
Ihi Aerospace Co. Ltd.
関連論文
- Autonomous Navigation Architecture for Load Balancing User Demands in Distributed Information Systems(IEICE/IEEE Joint Special Issue on Autonomous Decentralized Systems and Systems' Assurance)
- Autonomous Information Service System: Basic Concepts for Evaluation (Special Section on Concurrent Systems Technology)
- A High Assurance On-Line Recovery Technology for a Space On-Board Computer(IEICE/IEEE Joint Special Issue on Autonomous Decentralized Systems and Systems' Assurance)