Methods of Wiring Check and Evaluation of their Validity

スポンサーリンク

概要

• 論文の詳細を見る

• In this paper, a selection of the input terminal to minimize the number of wires masked by a certain disconnected wire is presented first for efficient test procedures; and it is shown that an input terminal should be selected as the center of wiring moment. A step-by-step checking method and an AND/OR gate checking method are presented secondly for an automatic wiring check to locate multiple discontinuity failures on wires, and several testing algorithms are shown. In the setp-by-step checking method, it becomes clear that the failure modes are closely related to the test procedures, and the high effectiveness of the AND/OR gate checking method for fault location is proved by computer simulation.

• 一般社団法人情報処理学会の論文

著者

• Sasaki Isao

  Department Of Electrical Engineering National Defense Academy

• Koga Yoshiaki

  Department Of Computer Science National Defense Academy

関連論文

• Chronic demyelinating polyneuropathy in graft-versus-host disaese following allogeneic bone marrow transplantation
• Retinal Artery Embolization During Carotid Angioplasty and Carotid Artery Stenting : Case Report
• Local Probing of Vortex Core Movement in a Ni–Fe Disk Using Magnetic Field Sweeping-Magnetic Force Microscopy
• Theoretical Analysis of Wiring Modes and Failure Modes for Automatic Wiring Checks
• Dominatable Distributed Computer Network
• Methods of Wiring Check and Evaluation of their Validity
• Fault Tolerant Properties and a Fault-Checking Method of Fuzzy Control (Special Issue on Multiple-Valued Logic)
• Dependable Bus Arbitration by Alternating Competition with Checkers (Special Issue on Fault-Tolerant Computing)

スポンサーリンク