A new delay yield model for digital circuits
スポンサーリンク
概要
- 論文の詳細を見る
- 北陸先端科学技術大学院大学の論文
- 2000-01-20
著者
関連論文
- Clock skew yield estimate of well-balanced H-tree
- A new delay yield model for digital circuits
- A recursive approach to estimating clock skew yield and clock delay yield for general clock distribution networks
- Crosstalk-Free Permutation in Rearrangeable Nonblocking Optical
- Probabilistic analysis of directional-couple-based photonic switching
- Clock distribution for TESH connected multi-processor system
- A new statistical skew model used for clock period optimization of H-free
- Distribution analysis of clock skew and clock delay for general clock dis