LDO Design Methodology and an Intelligent Power Management Sub-System IC for CDMA Handsets

スポンサーリンク

概要

• 論文の詳細を見る

• This paper describes the design methodology of a low dropout regulator (LDO). It was used to develop a power management sub-system IC for CDMA handsets which is also described in this paper. This IC contains 11 LDOs, bandgap reference, battery charger, control logic and some other peripheral circuits. For CDMA applications, very small ground current in the order of µA in standby mode is required for LDOs. An LDO architecture to meet this requirement and achieve stable operation over the process variation was developed. The on-chip logic efficiently controls all LDOs and battery charger to reduce the power dissipation as much as possible. This mixed signal subsystem has been implemented in the in-house 0.6-µm BCDMOS process. The very low LDO ground current down to 3µA has been achieved with stable operation.

• （社）電子情報通信学会の論文
• 2010-10-01

著者

• Wakimoto Tsutomu

  Analog Devices K. K.

関連論文

• Statistical Analysis on the Effect of Capacitance Mismatch in a High-Resolution Successive-Approximation ADC
• LDO Design Methodology and an Intelligent Power Management Sub-System IC for CDMA Handsets

スポンサーリンク