A Performance/Energy Analysis and Optimization of Multi-Core Architectures with Voltage Scaling Techniques

スポンサーリンク

概要

• 論文の詳細を見る
• 2010-06-01

著者

• Lee Jeong-gun

  Department Of Computer Engineering Hallym University

• SHIN Wook

  KDDI R&D Laboratories, Inc.

• KIM Suk-Jin

  Samsung Advanced Institute of Technology

• JUNG Eun-Gu

  The Attached Institute of ETRI

• Shin Wook

  Kddi R&d Laboratories Inc.

関連論文

• A Performance/Energy Analysis and Optimization of Multi-Core Architectures with Voltage Scaling Techniques
• A Parallel Flop Synchronizer and the Handshake Interface for Bridging Asynchronous Domains(Logic Synthesis)(VLSI Design and CAD Algorithms)
• Cryptanalysis of INCrypt32 in HID's iCLASS Systems

スポンサーリンク