Sum-Product Decoding of BCH Codes
スポンサーリンク
概要
- 論文の詳細を見る
This paper proposes methods to improve soft-input and soft-output decoding performance of BCH codes by sum-product algorithm (SPA). A method to remove cycles of length four (RmFC) in the Tanner graph has been proposed. However, the RmFC can not realize good decoding performance for BCH codes which have more than one error correcting capability. To overcome this problem, this paper proposes two methods. One is to use a parity check matrix of the echelon canonical form as the starting check matrix of RmFC. The other is to use a parity check matrix that is concatenation (ConC) of multiple parity check matrices. For BCH(31,11,11) code, SPA with ConC realizes Eb/No 3.7dB better at bit error rate 10-5 than the original SPA, and 3.1dB better than the SPA with only RmFC.
- (社)電子情報通信学会の論文
- 2008-10-01
著者
-
Ogiwara Haruo
Department Of Electrical Engineering Nagaoka University Of Technology
-
Ogiwara Haruo
Nagaoka Univ. Technol. Nagaoka‐shi Jpn
-
SHIMAMURA Kyouhei
Department of Electrical Engineering, Nagaoka University of Technology
-
SHOHON Toshiyuki
Department of Electrical Engineering, Nagaoka University of Technology
-
Shohon Toshiyuki
Department Of Electrical Engineering Nagaoka University Of Technology
-
Shimamura Kyouhei
Department Of Electrical Engineering Nagaoka University Of Technology
関連論文
- Importance Sampling for TCM Scheme over Non-Gaussian Noise Channel
- Performance Evaluation Method of Trellis Coded Modulation Scheme without Uniformity (Special Section on Information Theory and Its Applications)
- Performance Evaluation Method of Bit-Interleaved Turbo Trellis-Coded Modulation and Its Optimization(Coding Theory)
- Application of Soft-In/Soft-Out Viterbi Algorithm to Turbo Trellis-Coded Modulation (Special Section on Information Theory and Its Applications)
- Sum-Product Decoding of BCH Codes
- Multi-Stage Threshold Decoding for Self-Orthogonal Convolutional Codes
- Performance Evaluation of Bit-Interleaved Turbo Trellis-Coded Modulation with Code-Matched Interleaver and Optimum Code Search
- Performance Improvement of Multi-Stage Threshold Decoding with Difference Register