Reducing On-Chip DRAM Energy via Data Transfer Size Optimization
スポンサーリンク
概要
- 論文の詳細を見る
This paper proposes a software-controllable variable line-size (SC-VLS) cache architecture for low power embedded systems. High bandwidth between logic and a DRAM is realized by means of advanced integrated technology. System-in-Silicon is one of the architectural frameworks to realize the high bandwidth. An ASIC and a specific SRAM are mounted onto a silicon interposer. Each chip is connected to the silicon interposer by eutectic solder bumps. In the framework, it is important to reduce the DRAM energy consumption. The specific DRAM needs a small cache memory to improve the performance. We exploit the cache to reduce the DRAM energy consumption. During application program executions, an adequate cache line size which produces the lowest cache miss ratio is varied because the amount of spatial locality of memory references changes. If we employ a large cache line size, we can expect the effect of prefetching. However, the DRAM energy consumption is larger than a small line size because of the huge number of banks are accessed. The SC-VLS cache is able to change a line size to an adequate one at runtime with a small area and power overheads. We analyze the adequate line size and insert line size change instructions at the beginning of each function of a target program before executing the program. In our evaluation, it is observed that the SC-VLS cache reduces the DRAM energy consumption up to 88%, compared to a conventional cache with fixed 256B lines.
- （社）電子情報通信学会の論文
- 2009-04-01
著者
-
Murakami Kazuaki
Faculty Of Information Science And Electrical Engineering Kyushu University
-
ONO Takatsugu
Graduate School of Information Science and Electrical Engineering Kyushu University
-
INOUE Koji
Faculty of Information Science and Electrical Engineering Kyushu University
-
YOSHIDA Kenji
System Fabrication Technologies, Inc.
-
Yoshida Kenji
System Fabrication Technologies Inc.