Statistical Design of a Low Voltage Low Power Square-Law CMOS Cell

スポンサーリンク

概要

• 論文の詳細を見る
• 1998-06-05

著者

• Tarim Tuna

  Department Of Electronics Engineering Istanbul Technical University

• Ismail Mohammed

  Department Of Electrical Engineering The Ohio State University

• Kuntman H.

  Department Of Electronics Engineering Istanbul Technical University

関連論文

• LV CMOS Analog VLSI Composite Cell Design and its Application to High Speed Multiplier
• A Robust Low Voltage CMOS Rail to Rail OpAmp Architecture
• Low Voltage Low Power Class AB OTA and V-I Converter
• LV/LP CMOS Square-Law Composite Transistors for Analog VLSI Applications
• A Single-Ended-Input Fully-Balanced-Output CMOS Circuit
• A Low Power Transistor-Only CMOS Current-Mode A/D Converter Architecture
• Compensation Techniques for Operational Transresistance Amplifier Based Filters
• On the Extraction of Spice Level-3 MOS Transistor Parameters
• Statistical Design of a Low Voltage Low Power Square-Law CMOS Cell
• LV/LP VLSI : An Introduction and Socioeconomic Impact

もっと見る 閉じる

スポンサーリンク