Reduced Latency Iterative Decoding
スポンサーリンク
概要
- 論文の詳細を見る
Reduced latency versions of iterative decoding of low-density parity-check codes and turbo codes are analyzed by EXIT chart in this paper. Both theoretical analysis and simulation results show that the new schedules offer good performance versus complexity and latency trade-offs.
- 社団法人電子情報通信学会の論文
- 2005-05-18
著者
-
Fossorier Marc
Department Of Electrical Engineering University Of Hawaii
-
Wang Yige
Department of Electrical Engineering University of Hawaii at Manoa
-
Yedidia Jonathan
Mitsubishi Electric Research Laboratories
-
Zhang Juntan
Department Of Electrical Engineering University Of Hawaii At Manoa
関連論文
- 不均一誤り訂正のための3レベルBCH符号化8-PSK変調について
- 航空機搭載Kuバンド干渉型合成開口レーダによる3次元データ計測精度の検証(環境計測及び一般)
- Birthday Paradox Based Security Analysis of Certain Broadcast Encryption Schemes(Information Security)
- A Novel Approach to Algebraic and Fast Correlation Attacks for Cryptanalysis of Certain Keystream Generators
- Doubly Generalized LDPC Codes(HISC2006)
- Iterative Biased Reliability-Based Decoding of Binary Linear Codes
- A Practical Approach for Coded OFDM with Partial Transmit Sequence(Mobile Multimedia Communications)
- Reduced Latency Iterative Decoding
- Universal Burst Error Correction(HISC2006)