Driving Source-Line Cell Architecture for Sub-1-V High-Speed Low-Power Applications
スポンサーリンク
概要
- 論文の詳細を見る
- 1996-07-25
著者
-
Nagano Takahiro
The Semiconductor Development Center Semiconductor & Integrated Circuits Division Hitachi Ltd.
-
Mizuno Hiroyuki
The Ulsi Research Department Central Research Laboratory Hitachi Ltd.