スポンサーリンク
National Laboratory for Parallel and Distributed Processing, National University of Defense Technology | 論文
- FPGA-Specific Custom VLIW Architecture for Arbitrary Precision Floating-Point Arithmetic
- High performance sparse matrix-vector multiplication on FPGA
- Parallel Sparse Cholesky Factorization on a Heterogeneous Platform
- Window Memory Layout Scheme for Alternate Row-Wise/Column-Wise Matrix Access
- Transpose-free Variable-Size FFT Accelerator Based On-chip SRAM