スポンサーリンク

Department of Electronic Engineering, Kyoto University | 論文

• A Gate Sizing Approach with Accurate Delay Model for Power and Area Optimization under Delay Constraints

スポンサーリンク